A Faithful Binary Circuit Model
نویسندگان
چکیده
منابع مشابه
A Faithful Binary Circuit Model with Adversarial Noise
Accurate delay models are important for static and dynamic timing analysis of digital circuits, and mandatory for formal verification. However, Függer et al. [IEEE TC 2016] proved that pure and inertial delays, which are employed for dynamic timing analysis in state-of-the-art tools like ModelSim, NC-Sim and VCS, do not yield faithful digital circuit models. Involution delays, which are based o...
متن کاملFaithful Glitch Propagation in Binary Circuit Models
Modern digital circuit design relies on fast digital timing simulation tools and, hence, on accurate binary-valued circuit models that faithfully model signal propagation, even throughout a complex design. Of particular importance is the ability to trace glitches and other short pulses, as their presence/absence may even affect a circuit’s correctness. Unfortunately, it was recently proved [Füg...
متن کاملDesign of a Single-Layer Circuit Analog Absorber Using Double-Circular-Loop Array via the Equivalent Circuit Model
A broadband Circuit Analogue (CA) absorber using double-circular-loop array is investigated in this paper. A simple equivalent circuit model is presented to accurately analyze this CA absorber. The circuit simulation of the proposed model agrees well with full-wave simulations. Optimization based the equivalent circuit model, is applied to design a single-layer circuit analogue absorber using d...
متن کاملOn the circuit-spectrum of binary matroids
Murty, in 1971, characterized the connected binary matroids with all circuits having the same size. We characterize the connected binary matroids with circuits of two different sizes, where the largest size is odd. As a consequence of this result we obtain both Murty’s result and other results on binary matroids with circuits of only two sizes. We also show that it will be difficult to complete...
متن کاملA new binary model for university examination timetabling: a case study
Examination timetabling problem (ETP) is one of the most important issues in universities. An improper timetable may result in students' dissatisfaction as it may not let them study enough between two sequential exams. In addition, the many exams to be scheduled, the large number of students who have taken different courses, the limited number of rooms, and some constraints su...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2020
ISSN: 0278-0070,1937-4151
DOI: 10.1109/tcad.2019.2937748